

**REMARKS**

This is in response to the Office Action dated October 24, 2006. New claims 43-47 have been added. Thus, claims 9-15, 28, 35-37, and 42-47 are now pending.

Claim 9 stands rejected under Section 102(e) as being allegedly anticipated by Ashizawa (US 6,456,350). This Section 102(e) rejection is respectfully traversed for at least the following reasons.

Claim 9 as amended requires that “a given storage capacitor electrode does not extend across a plurality of different pixels.” For example and without limitation, Fig. 24 of the instant application illustrates that storage capacitor electrode 41 does not extend across a plurality of different pixels (although an array of such electrodes 41 may be present).

In certain example non-limiting embodiments of this invention, this may permit the scanning and signal lines to cross/intersect, but the storage capacitor line(s) and signal line(s) not cross/intersect. As explained in the instant specification at page 14, lines 4-12, this may be advantageous for example and without limitation, in that noise and/or delay in signal transmission may be reduced, thereby allowing high-speed charging of pixels. Moreover, another example non-limiting advantageous is that there need not be any moment when switching elements of plural pixels sharing one storage capacitor common line become ON concurrently in certain example non-limiting embodiments, so that crosstalk and the like can be reduced.

Ashizawa fails to disclose or suggest the above quoted and underlined feature of claim 9. In particular, Ashizawa fails to disclose or suggest that “a given storage capacitor electrode does not extend across a plurality of different pixels” as required by claim 9. Instead, Ashizawa teaches directly away from the invention of claim 9 because in Fig. 2 of Ashizawa the alleged

storage capacitor electrode CL must extend across many pixels – this is the opposite of what amended claim 9 requires. Ashizawa is entirely unrelated to, and teaches the opposite of, claim 9.

Claims 12, 14, 35 and 42 also require that a given storage capacitor electrode does not extend across a plurality of different pixels. Ashizawa fails to disclose or suggest this feature, and instead teaches the opposite of the same as discussed above. Citation to Oh cannot cure this fundamental flaw of Ashizawa.

Claims 43-47 require that “a plurality of the storage capacitor common lines . . . the plurality of storage capacitor common lines are provided for a plurality of columns of pixels, respectively, so that a storage capacitor common line is provided for each column of pixels in the plurality.” Ashizawa fails to disclose or suggest this feature of claims 43-47. Instead, Ashizawa in Figs. 1, 2 and 3C requires that only one common bus line CC3 is provided for the entire display. Thus, Ashizawa teaches directly away from the requirement of claims 43-47.


It is respectfully requested that all rejections be withdrawn. All claims are in condition for allowance. If any minor matter remains to be resolved, the Examiner is invited to telephone the undersigned with regard to the same.

NAGATA et al.  
Appl. No. 10/795,981  
January 19, 2007

Respectfully submitted,

**NIXON & VANDERHIE P.C.**

By: \_\_\_\_\_

  
Joseph A. Rhoa  
Reg. No. 37,515

JAR:caj  
901 North Glebe Road, 11th Floor  
Arlington, VA 22203-1808  
Telephone: (703) 816-4000  
Facsimile: (703) 816-4100